



LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT




PCB Layers

Layer 1		TOP
Layer 2		GND
Layer 3		IN1
Layer 4		IN2
Layer 5		SVCC
Layer 6		BOTTOM

Power On Sequencing Timing Diagram



YONAH Power-up Timing Specifications




Ta=VCC and VCCP assertion to VID[5:0] valid
Tb=VID[5:0] stable to VCC valid
Tc=BCLK stable to PWRGOOD assertion
Td=PWRGOOD to RESET# de-assertion time
Te=Vcc,boot valid to PWRGOOD assertion time





Voltage Rails

Voltage Rails	ON S0-S2	ON S3	ON S4	ON S5	Control signal
VCC_CORE	X				VRON
+1.5V	X				MAINON
+1.05V	X				MAINON
5V_S5/3V_S5/1.5V_S5	X	X	X	X	S5_ON
5VSUS/3VSUS/1.8VSUS	X	X			SUSON
SMDDR_VTERM/+2.5V/+3V/+5V/+12V	X				MAINON
+VCC_GFX_CORE/+1.2V_GFX_PCIE	X				MAINON
LANVCC	X	X	X	X	LAN_ON
3VPCU	X	X	X	X	VL
5VPCU	X	X	X	X	VL

ACIN POWER ON TIMING



PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
RICHES2	AD25	REQ0# / GNT0#	INT 6#/#



EB1213-0001

(25) PCI_CLK_8502
(21) PCIE_LANREQ#
(26) PCLK_LPC_DEBUG

EB1213-0002

*PAD T38
*PAD T39

EB1213-0003

(15) PCLK_ICH

EB1213-0004

(16) CLK_48M_USB
CPU_BSEL0 R223 2.2K_4
CPU_BSEL1 R162 2.2K_4



CPU_BSEL2 R161 10K_4
CLK_14M_ICH R160 33_4

EB1213-0005


C592 *33P/50V/NPO_4 CLK_48M_USB
C311 *33P/50V/NPO_4 PCI_CLK_8502
C302 *33P/50V/NPO_4 FCTSEL1
C303 *33P/50V/NPO_4 ITP_EN
C310 *33P/50V/NPO_4 PCLK_LPC_DEBUG
C255 *33P/50V/NPO_4 CLK_14M_ICH

for EMI

CK505




CPU Clock select



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33


GCLK_SEL = FCTSEL1

FCTSEL1 (PIN6)	PIN13	PIN14	PIN24	PIN25
0=UMA	DREFCLK	DREFCLK#	SRCT1/LCDT_100	SRCT1/LCDT_100





CPU H/W MONITOR



EB1213-0011










Figure 1: A schematic diagram of a 1D lattice chain. The chain is represented by a horizontal line with several vertical segments. A blue box highlights a specific segment, and a red arrow points to it from the right. The chain is labeled "1D Lattice Chain" at the top.












SO-DIMM
(Normal)

H 9.2



SO-DIMM
(Normal)

H 5.2




DDRII DUAL CHANNEL A,B.


<http://hobi-elektronika.net>

13



DDRII A CHANNEL




DDRII B CHANNEL




Layout note: Place one cap close to every 2 pullup resistors terminated to SMDR_VTERM




M_B_A[14..0] M_B_A[14..0] (9,12)
M_A_A[14..0] M_A_A[14..0] (9,12)




+0.9VSMVTT (29,31)
+3V (3,6,8,11,12,14,15,16,17,18,20,22,24,25,26,27,29,30,31,32,33,34)




EC0225-0004




EC0225-0003






LE6B: Delete HDMI SPI flash IC and relate circuit
2008-4-24





EB1213-0019



PROJECT : LE6
Quanta Computer Inc.




EB1213-0004









Size Custom	Document Number ICH9-M Power 4/4	Rev 1A
Date: Wednesday, April 23, 2008	Sheet 17	of 34




**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**




CARDREADER POWER



Use 0805 type and over
20 mils trace width on
both side






EB1213-0032

Check power Plan while +1.5VS5 or 1.5VSUS

GAIN	10K GPIO	RESISTORS
0dB	Populate	Populate
-6dB	Omit	Omit
-12dB	Populate	Omit
-16dB	Omit	Populate

STEREO	INTERNAL SPEAKERS
PORT-A	EXTERNAL HEAD-PHONE
MIC	INTERNAL MIC
PORT-B	EXTERNAL MIC


FOR EMI SOLUTION







Default gain is -6dB without populating the 10K ohm pull down resistors going to GPIO1 and GPIO2










LE6B: Add R360 and change U30 to OR gate base on customer request







INTERNAL SPEAKER AMPLIFIER








check EC and Vendor for CTS
EB1213-0022




KEYBOARD PULL-UP





FAN CONTROL








Mini PCI-E WLAN




BLUETOOTH



EB1213-0038




EB1213-0041




EB1213-0040

3-0042




Wireless switch

SATA CD-ROM




EB1213-0043

0 ohm szle from 0603 to 0805






EB1213-0044

SATA_1 CONNECTOR





0 ohm szle from 0603 to 0805


EB1213-0045




CCD MODULE



CCD_PWRON#	High	Low
	Disable	Enable



EB1213-0019




31) SUSON

The circuit diagram shows a four-stage SUSON (SUSON) circuit. The first stage is a PDS144EU (PDS144EU) MOSFET amplifier. Its gate is connected to a +15V supply through a 1MΩ resistor (PR200) and to the drain through a 1MΩ resistor (PR202). The drain is also connected to a 5V supply through a 22.8kΩ resistor (PR198). The second stage is a PDS144EU (PDS144EU) MOSFET amplifier. Its gate is connected to a 5V supply through a 22.8kΩ resistor (PR198) and to the drain through a 22.8kΩ resistor (PR199). The drain is also connected to a 3V supply through a 22.8kΩ resistor (PR199). The third stage is a PDS144EU (PDS144EU) MOSFET amplifier. Its gate is connected to a 3V supply through a 22.8kΩ resistor (PR199) and to the drain through a 22.8kΩ resistor (PR199). The drain is also connected to a 1.8V supply through a 22.8kΩ resistor (PR199). The fourth stage is a PDS144EU (PDS144EU) MOSFET amplifier. Its gate is connected to a 1.8V supply through a 22.8kΩ resistor (PR199) and to the drain through a 22.8kΩ resistor (PR199). The drain is also connected to a 1.8V supply through a 22.8kΩ resistor (PR199).

The schematic diagram illustrates the power supply circuit for the EB1213-004. The circuit is divided into two main sections by a dashed line. The left section, labeled 'B-TEST', shows a power input from a 2N7002K-T1-E3 MOSFET (PG63) connected to a 15V source. The signal path goes through a resistor network (PR196, PR197, PR198) and a capacitor (PC160) to a 5VPCU regulator. The right section shows a 3VPCU regulator connected to a 3VSUS source. Both regulators output 1.17A and 1.6A respectively. The circuit includes various capacitors (PC133, PC137, PC162, PC161) and resistors (PR196, PR197, PR198, PC160).

[illegible]

Size Custom	Document Number Discharge	Rev 1A
Date: Friday, May 02, 2008	Sheet 29	of 34



Charge current : 3A set 1.2V

Input sense-resistor=PR48=20m

VREF=2.39 V

I(limit) = 1/20m * (((0.05/VREF)VACLIM)+0.05)

CURRENT LIMIT POINT = 3.145A


3.145A=1/0.02 * (((0.05/2.39)Vacim)+0.05)


Vacim=0.618V


W/location	65W	90W
PR118(19.1K)	V	X
PR117(330K)	X	V

3.145A

4.2A







DC/DC 3VPCU/5VPCU/+15V

Ton:OUT1/OUT2 Switching Frequency
VCC: 200kHz/300kHz
OPEN (REF): 400kHz/300kHz
GND: 400kHz/500kHz

